



29th *IEEE European Test Symposium (ETS) 2024*

May 20-24, The Hague, Netherlands

ETS 2024 Full Program

Organizers



Financial Sponsors



Technical Sponsors



Corporate Supporters

arm

The Infineon logo, featuring the word 'infineon' in blue lowercase letters inside a red swoosh.

SIEMENS

The Technoprobe logo, consisting of a circular icon with three downward-pointing triangles and a small red segment at the top right, followed by the word 'TECHNOPROBE' in dark blue capital letters.The ELES logo, featuring a blue circular icon with a stylized figure and the word 'ELES' in bold blue capital letters.The ZoguEvation logo, featuring the words 'ZOGUEVATION' in a stylized font where 'ZOGUE' is in blue and 'EVATION' is in black.

SYNOPSYS®

TERADYNE

Table of Contents

ETS REGISTRATION INFORMATION	5
MONDAY MAY 20TH, 2024	6
14:00 – 18:30 TSS TUTORIALS @ ETS	6
19:00 – 21:00 ETS24 WELCOME RECEPTION.....	6
TUESDAY MAY 21ST, 2024	7
09:00 – 12:30 MORNING SESSION	7
Conference Opening	7
Keynote 1	7
Coffee Break – Scientific posters 1	8
Regular Session 1: Test Generation and Compression	9
Industrial Session 1: AMS and RF Test	9
Special Session 1: Reliability and Security of AI Hardware	9
12:30 – 14:00 LUNCH BREAK	10
14:00 – 19:30 AFTERNOON SESSION	11
Regular Session 2: AI in Test and Security	11
PhD Forum: PhD Forum Posters:	11
Special Session 2: Silent Data Corruption: Test or Reliability Problem?.....	11
Coffee Break - PhD Forum 1 and Industry Posters	12
Regular Session 3: Design for Test and Trust.....	13
Industrial Session 2: Vendor Presentations	13
Special Session 3: What Would Interactive Testing With 1687 Look Like?.....	13
Wine and Cheese Panel - The ETS Roadmap: Ask the Experts	14
WEDNESDAY MAY 22ND, 2024.....	15
08:30 – 12:30 MORNING SESSION	15
Keynote 2	15
Regular Session 4: Analog and Mixed-Signal Test.....	15
Embedded Tutorial 1: Silent Data Corruptions (SDC) in Computing Systems: Early Predictions and Large-Scale Measurements.....	15
Embedded Tutorial 2: Lifetime Management of Emerging Memories	15
Coffee Break - PhD Forum 2 and McCluskey Posters	16
Regular Session 5: Reliability Analysis and monitoring	17
Industrial Session 3: Memory Test.....	17
McCluskey Award: McCluskey PhD thesis candidates	17
12:30- 14:00 LUNCH BREAK	18
14:00 – 15:30 AFTERNOON SESSION	18
Panel 2: Collaboration between Academia and Industry – How Healthy is it?.....	18
16:00- 22:00 SOCIAL EVENT	18
THURSDAY MAY 23RD, 2024.....	19
08:30 – 12:30 MORNING SESSION	19
Keynote 3	19
Embedded Tutorial 3: Approximate Fault-Tolerant Neural Netwrok Systems.....	19
Embedded Tutorial 4: Silent Data Corruptions from Timing Marginalities Due to Process Variations	19
Special Session 4: Test-Fleet Optimization Using Machine Learning.....	19
Coffee Break – Scientific and EU Projects Posters	20
Regular Session 6: Hardware Security.....	21
Industrial Session 4: Panel on Testing Processors, high-end SoCs and Chiplets	21
Special Session 5: Testing for Reliability of Modern Power Electronic Components.....	21
12:30- 14:00 LUNCH BREAK	22
14:00 – 16:30 AFTERNOON SESSION	23

<i>Regular Session 7: Test and Verification in Emerging Circuits</i>	23
<i>Industrial Session 5: Reliability and Test Development.....</i>	23
<i>Special Session 6: IEEE Std P3405: New Standard-under-Development for Chiplet Interconnect Test and Repair</i>	23
CONFERENCE CLOSING AND STUDENT AWARDS -- 15:30- 16:00	23
COFFEE BREAK (BASEMENT) -- 16:00- 16:30.....	24
PARALLEL WORKSHOP SESSIONS -- 16:30 - 18:30.....	24
AI-TREATS Workshop.....	24
CiTaR Workshop.....	24
eARTS Workshop.....	24
18:00- 19:30 SOCIAL EVENT: WELCOME RECEPTION	24
FRIDAY MAY 24TH, 2024.....	24
08:30 – 15:30 MORNING SESSION	24
AI-TREATS Workshop.....	24
CiTaR Workshop.....	24
eARTS Workshop.....	24

ETS Registration Information

ETS conference	Registration desk at hotel lobby
Monday 20 May	12:00-18:30
Tuesday 21 May	08:00-18:30
Wednesday 22 May	08:00-15:00
Thursday 23 May	08:00-16:00

ETS workshop	Registration desk at hotel lobby
Thursday 23 May	16:00-18:00
Friday 24 May	08:00-08:30

Monday May 20th, 2024

14:00 – 18:30 TSS Tutorials @ ETS

The TSS Tutorials on Monday afternoon are free of charge for ETS24 registered attendees. The full TSS program can be found [here](#).

Time	Room	Moderator	Session title and speaker
14:00 – 16:00	A1		<p>Tutorial 1: Silicon Fault Analysis (FA) equipment for security analysis</p> <p>Presenter: Jean-Pierre Seifert, TU Berlin (DE)</p>
14:00 – 16:00	Rembrandt		<p>Tutorial 2: Security of Generative AI and Generative AI for Security</p> <p>Presenters: Ramesh Karri, NYU, (US) and Jeyavijayan (JV) Rajendran, Texas A&M University (US)</p>
16:00 – 16:30	Coffee Break - Basement		
16:30 – 18:30	A1		<p>Tutorial 1: Silicon Fault Analysis (FA) equipment for security analysis</p> <p>Presenter: Jean-Pierre Seifert, TU Berlin (DE)</p>
16:30 – 18:30	Rembrandt		<p>Tutorial 2: Security of Generative AI and Generative AI for Security</p> <p>Presenters: Ramesh Karri, NYU, (US) and Jeyavijayan (JV) Rajendran, Texas A&M University (US)</p>

19:00 – 21:00 ETS24 Welcome Reception

Tuesday May 21st, 2024

09:00 – 12:30 Morning Session

Time	Room	Event	Session title and speaker
09:00 – 09:30	A1		<h3 style="text-align: center;"><u>Conference Opening</u></h3> <ul style="list-style-type: none"> • Welcome Address Speakers: Mottaqiallah Taouil, <i>Delft University of Technology (NL)</i>, Bram Kruseman, <i>NXP (NL)</i> • Technical Program Overview Speakers: Maria K. Michael, <i>University of Cyprus (CY)</i>, Davide Appello, <i>Technoprobe (IT)</i> • ETS Distinguished Service Award Speaker: Said Hamdioui, <i>Delft University of Technology (NL)</i> • ETS23 Best Paper Award Speaker: Sybille Hellebrand, <i>Paderborn University (DE)</i> • ETS23 Best Student Presentation Award Speaker: Maksim Jenihhin, <i>Tallinn University (EE)</i> • TTTC Award Speaker: Yervant Zorian - <i>Synopsys (US)</i>
09:30 – 10:15	A1	Keynote 1 Moderator: <i>Maria K. Michael</i> <i>University of Cyprus, CY</i>	<p>Silent Data Corruption Errors in VLSI Circuits: Implications, Challenges, and Opportunities</p> <p>Speaker: Rama Govindaraju, Google (US)</p> <p>Abstract: VLSI chips are the foundation of our computing infrastructure and we all rely on it to function reliably. Trust of our users and the entire industry is at stake. There is increasing evidence of reliability issues with modern VLSI chips. The defect rates are orders of magnitude higher than what has traditionally been cited. Amplifying this challenge is the point that an increasing number of these chips are silently corrupting the execution context (or SDC - silent data corruption and is inconsistent with the expectation of a failstop model). We will also discuss the challenges emerging from degradation/aging. This discussion will</p>

Time	Room	Event	Session title and speaker
			summarize some of the experiences at Google and a sketch of what Google has been doing to address this growing challenge. We will attempt to increase awareness of the growing challenge and also the many opportunities for research to address this problem. The goal will be to make louder the call to action that Google has been championing for the last 5 years to enable an end to end solution that addresses this emerging and growing challenge for the entire computing industry. This is an industry wide problem and needs everyone to contribute to enable the solution space.
10:15 – 11:00	Basement	Coffee Break – Scientific posters 1 Moderator: Theofilos Spyrou, Delft University of Technology, NL	

10:15 – 11:00 Scientific Poster Session 1

Room – Basement

Moderator: Theofilos Spyrou Delft University of Technology (NL)

1: Formal Resilience Metric Characterization in Complex Digital Systems
Authors: Damiano Zuccala^{1,2}, Jean-Marc Daveau¹, Philippe Roche¹, Katell Morin-Allory²
¹STMicroelectronics (FR)
²Univ. Grenoble Alpes, CNRS (FR)

7: Parallel-Check Trimming Test Approach for Selecting the Reference Resistance of STT-MRAMs
Authors: Pei-Yun Lin, Jin-Fu Li
National Central University (TW)

2: Analyzing the Structural and Operational Impact of Faults in Floating-Point and Posit Arithmetic Cores for CNN Operations
Authors: Josie E. Rodriguez Condia, Juan-David Guerrero-Balaguera, Robert Limas Sierra, Matteo Sonza Reorda
Politecnico di Torino (IT)

8: A Concept of Provably Detected Defects for Analog Defect Simulation Campaign Improvement
Authors: Vladimir Zivkovic¹, Inga Abel², Anthony Candage³
¹Infineon Technologies (DK)
²Infineon Technologies (DE)
³Infineon Technologies (US)

3: Hardening Bus-Encoders with Power-Aware Single Error Correcting Codes
Authors: Shlomo Engelberg¹, Osnat Keren²
¹Jerusalem College of Technology (IL)
²Bar-Ilan University (IL)

9: A Multi-Objective Evolutionary Approach for Test Network Design
Authors: Payam Habiby¹, Fatemeh Shirinzadeh², Sebastian Huhn³, Rolf Drechsler^{1,2}
¹University of Bremen (DE)
²DFKI (DE)

10:15 – 11:00 Scientific Poster Session 1

Room – Basement

Moderator: Theofilos Spyrou Delft University of Technology (NL)

³ Siemens Electronic Design Automation GmbH (DE)

4: MBIST-based weak bit screening method for embedded MRAM

Authors: Jongsin Yun¹, Sina Bakhtavari Mamaghani², Mehdi Tahoori², Christopher Muench³, Martin Keim¹

¹Siemens Digital Industries Software (US)

²Karlsruhe Institute of Technology (DE)

³Siemens Digital Industries Software (DE)

10: AdAM: Adaptive Fault-Tolerant Approximate Multiplier for Edge DNN Accelerators

Authors: Mahdi Taheri¹, Natalia Cherezova¹, Samira Nazari², Ahsan Rafiq¹, Ali Azarpeyvand^{1,2}, Tara Ghasempouri¹, Masoud Daneshthalab^{1,3}, Jaan Raik¹, Maksim Jenihhin¹

¹Tallinn University of Technology (EE)

²University of Zanjan (IR)

³Malardalen University (SE)

5: GNN-Based INC and IVC Co-optimization for Aging Mitigation

Authors: Yu-Guang Chen¹, Hsiu-Yi Yang¹, Ing-Chao Lin²

¹National Central University (TW)

²National Cheng Kung University (TW)

11: Training Large Language Models for System-Level Test Program Generation Targeting Non-functional Properties

Authors: Denis Schwachhofer¹, Peter Domanski¹, Steffen Becker¹, Stefan Wagner^{1,2}, Matthias Sauer³, Dirk Pflueger¹, Ilia Polian¹

¹University of Stuttgart (DE)

²Technical University of Munich (DE)

³Advantest Europe (DE)

6: Error Detection and Correction Codes for Safe In-Memory Computations

Authors: Luca Parrini^{1,4}, Taha Soliman¹, Benjamin Hettwer¹, Jan Micha Borrmann¹, Simranjeet Singh², Ankit Bende², Vikas Rana², Farhad Merchant³, Norbert When⁴

¹Bosch Corporate Research Robert Bosch GmbH (DE)

²Forschungszentrum Jülich GmbH (DE)

³Newcastle University (UK)

⁴RPTU Kaiserslautern-Landau (DE)

12: A Fully Pipelined High-Performance Elliptic Curve Cryptography Processor for NIST P-256

Authors: Han Yan^{1,2}, Shuai Chen³, Junying Huang^{1,2}, Jing Ye^{1,2,4}, Huawei Li^{1,2,4}, Xiaowei Li^{1,2}

¹Institute of Computing Technology CAS (CN)

²University of Chinese Academy of Sciences (CN)

³Binary Semiconductor (CN)

⁴CASTEST co (CN)

11:00 - 12:30 Parallel Sessions

Regular Session 1: Test Generation and Compression

Room: A1

Industrial Session 1: AMS and RF Test

Room: Gaugain + Dali

Moderator: Paolo Bernardi,
Politecnico di Torino, IT

Special Session 1: Reliability and Security of AI Hardware

Room: Van Gogh + Monet

11:00 - 12:30 Parallel Sessions

Moderators: Jaan Raik

(Tallinn University of Technology, EE) and Stephan Eggersgluss (Siemens EDA, DE)

1: Faulty Function Extraction for Defective Circuits

Authors: Chris Nigh¹, Purdy Ruben¹, Wei Li¹, Subhasish Mitra², R.D. Blanton¹

¹Carnegie Mellon University (US)

²Stanford University (US)

2: Time and Space Optimized Storage-based BIST under Multiple Voltages and Variations

Authors: Hanieh Jafarzadeh¹, Florian Klemme¹, Hussam Amrouch^{1,2}, Sybille Hellebrand³, Hans-Joachim Wunderlich¹

¹University of Stuttgart (DE)

²Technical University of Munich (DE)

³University of Paderborn (DE)

3: Test Compression for Neuromorphic Chips

Authors: Xin-Ping Chen¹, Hsu-Yu Huang¹, Chu-Yun Hsiao¹, Jennifer Shueh-Inn Hu², James Chien-Mo Li¹

¹National Taiwan University (TW),

²Ming Chuan University (TW)

Moderators: Marcello Traiola

, Angeliki Kritikakou INRIA, University of Rennes, FR

1: Paolo Rech, University of Trento (IT)

2: Ernesto Sanchez Politecnico di Torino (IT)

3: Mehdi Tahoori, Karlsruhe Institute of Technology (DE)

4: Russell Tessier, University of Massachusetts Amherst, US

5: Marcello Traiola, Inria Centre at Rennes University (FR)

6: Angeliki Kritikakou, University of Rennes (FR)

1: A SystemC-AMS Development Framework for High Power IC Test-Hardware

Authors: Davide Turossi, Andrea Baschirotto University of Milan-Bicocca (IT)

2: Use UVM for AMS DFT through IEEE 1687 Procedural Description Language

Authors: Geert Seuren¹, Hitu Sharma², Rahul Lodwal²

¹NXP Semiconductor (NL)

²NXP Semiconductor (IN)

3: A Comprehensive Study on Improving Probe Card Transmission Lines for Effective High-Frequency Wafer-Level Testing

Authors: Riccardo Vettori, Alessia Galli, Ivan Giudiceandrea

Technoprobe (IT)

12:30 – 14:00 Lunch Break

14:00 – 19:30 Afternoon Session

14:00 - 15:30 Parallel Sessions

Regular Session 2: AI in Test and Security

Room: A1

Moderators: Ioana Vatajelu (TIMA-CNRS, FR) and Ernesto Sanchez (Politecnico di Torino, IT)

1: Detection of Stealthy Bitstreams in Cloud FPGAs using Graph Convolutional Networks
(Best Paper Award Candidate)

Authors: Jayeeta Chaudhuri, Krishnendu Chakrabarty Arizona State University (US)

2: Testing Spintronics Implemented Monte Carlo Dropout-Based Bayesian Neural Networks

Authors: Soyed Tuhin Ahmed¹, Kamal Danouchi², Michael Hefenbrock³, Guillaume Prenat², Lorena Anghel², Mehdi Tahoori¹

¹Karlsruhe Institute of Technology (DE)

²University of Grenoble Alpes, CEA, CNRS (FR)

³RevoAI GmbH (DE)

3: On-chip Built-In Self-Calibration of Thermal variations for Mixed-Signal In-Memory Computing

Authors: Gaurav Singh¹, Omar Numan¹, Dipesh Monga¹, Martin Andraud^{1,2}, Kari Halonen¹

¹Aalto University (FI)

²UC Louvain (BE)

PhD Forum: PhD Forum Posters:

Room: Van Gogh + Monet

Moderators: Angeliki Kritikakou (INRIA, University of Rennes, FR) and Paolo Rech (Trento University, IT)

Please check the PhD forum Poster sessions 1 and 2 for more details.

Special Session 2: Silent Data Corruption: Test or Reliability Problem?

Room: Gaugain + Dali

Moderator: Bram Kruseman, NXP Semiconductors (NL)

1: Silent Data Corruptions at Scale

Speaker: Harish Dixit
Meta Platforms Inc (US)

2: Incompatible: Test Quality and Fortuitous Detection

Speaker: Shawn Blanton
Carnegie Mellon University (US)

3: Intermittent Silent Data Errors: Possible Physical Origins and Implications

Speaker: Ben Kaczer
IMEC (BE)

Coffee Break - PhD Forum 1 and Industry Posters

Room: Basement - 15:30 – 16:15

Moderator: Paolo Rech Trento University, IT

PhD Forum Posters 1

1: On Parametrized Virtual Testing and Simulation of Verilog-AMS Behavioral Models

Authors: Thorben Schey¹, Khaled Karoonlatifi², Andrey Morozov¹, Michael Weyrich¹

¹University of Stuttgart (DE)

²Advantest Europe GmbH (DE)

2: Techniques for Building Reliable and Energy-Efficient Hardware Accelerators for Dynamic Deep Neural Networks

Authors: Rama Kodamanchili, Maksim Jenihhin
Tallinn University of Technology (EE)

3: Design of efficient Hardware Inference Engines for Edge AI

Authors: Ahsan Rafiq, Maksim Jenihhin
Tallinn University of Technology (EE)

4: Deploying Compact and Dependable DNNs in Safety-critical Applications

Authors: Leonardo Alexandrino De Melo¹, Alberto Bosio^{1,2}, Rodrigo Possamai Bastos²
¹Ecole Centrale de Lyon (FR)
²University Grenoble Alpes, CNRS (FR)

5: Towards Ultra-Reliable Automotive Systems-on-Chip

Authors: Giusy Iaria

6: System-Level Test Techniques for Automotive SoCs

Authors: Francesco Angione
Politecnico di Torino (IT)

7: Leveraging FPGAs for Faster and Less Memory-Demanding Burn-In Testing

Authors: Tommaso Foscale
Politecnico di Torino (IT)

8: Exploiting The Connectivity Metric In Test Programs Generation

Authors: Lorenzo Cardone
Politecnico di Torino (IT)

Industrial Posters

1: Agile Methodologies applied to IC's testing

Authors: Christian Pernaci, Giuseppe Sensini, Nicola Inverardi, Lorenzo Strabla, Roger Cagliesi
Synergie CAD Instruments (IT)

4: Automation of PMU module using POP for TTR

Authors: Christina Kichenamourty, Jeyendran Nithyanadam, Sonia Kagale
Infineon Technologies (IN)

2: A Methodology on Validating the Vector DSP Processor in a Heterogeneous Microcontroller Using System Level-Notation

Authors: Meghashyam Ashwathnarayan
Infineon Technologies (IN)

5: Optimizing Digital Block Debug on ATE using Flat Pattern to Register Trace conversion

Authors: Alban Haynse Immanuel, Jeyendran Nithyanadam, Jay Pankaj Shah, Khoushikh S
Infineon Technologies (IN)

Coffee Break - PhD Forum 1 and Industry Posters

Room: Basement - 15:30 – 16:15

Moderator: Paolo Rech Trento University, IT

3: Cross-talk aware Small Delay Defect Test with Weighted Slack Data

Authors: Dohan Lee
Samsung Electronics Co (KR)

6: Adaptive Test Time Reduction for IoT devices in ATE

Authors: Alban Haynse Immanuel, Jeyendran Nithyanadam, Ragotham Hari, Khoushikh S, Naveen S
Infineon Technologies (IN)

16:15 - 17:45 Parallel Sessions

Regular Session 3:
Design for Test and Trust

Room: A1

Moderators: Sybille Hellebrand (Paderborn University, DE) and Grzegorz Mrugalski (Siemens EDA, PL)

1: Test and Repair Improvement for UCLe (Best Paper Award Candidate)

Authors: Tsung-Hsuan Wang^{1,2}, Po-Yao Chuang^{1,3}, Francesco Lorenzelli^{1,4}, Erik Jan Marinissen^{1,5}

¹IMEC (BE)

²NYCU (TW)

³NTHU (TW)

⁴KU Leuven (BE)

⁵TU Eindhoven (NL)

2: IEEE 1838 Compliant Scan Encryption and Integrity for 2.5/3D ICs

Authors: Juan Suzano^{1,2,3}, Antoine Chastand¹, Emanuele Valea², Giorgio Di Natale³, Anthony Philippe², Fady Abouzeid¹, Philippe Roche¹

¹STMicroelectronics (FR)

Industrial Session 2:
Vendor Presentations

Room: Van Gogh + Monet

Moderator: Davide Apello, Technoprobe, IT

1: The Advances in Shift-left Within DFT

Speaker: Lee Harrison, Siemens Digital Industries Software (UK)

Special Session 3:
What Would Interactive Testing With 1687 Look Like?

Room: Gaugain + Dali

Moderators: Erik Larsson, Lund University, SE

Speakers: Hans Martin von Staudt (Renesas), Michele Portolan (Grenoble-INP), J-F Cote (Siemens EDA)

2: Ingredients to meet Market Demands for Alternative Test Solutions

Speaker: Ric Dokken, Roguevation (US)

16:15 - 17:45 Parallel Sessions

²*University of Grenoble*

Aplees, CEA-List (FR)

³*University of Grenoble*

Aplees, CNRS (FR)

3: Design-for-Test for Intermittent Faults in STT-MRAMs

Authors: Sicong Yuan^{1,3},

Mohammad Amin

YaldaGard¹, Hanzhi Xun¹,

Moritz Fieback¹, Erik Jan

Marinissen³, Woojin Kim³,

Siddharth Rao³, Sebastien

Couet³, Mottaqjallah Taouil^{1,2},

Said Hamdioui^{1,2}

¹*Delft University of*

Technology (NL)

²*CognitiveIC (NL)*

³*IMEC (BE)*

3: DFT and Silicon Health Optimization with AI-Driven Test and Silicon Lifecycle Management

Speaker: Yervant Zorian

Synopsys (US)

4: Delivering Comprehensive Test Solutions for Today's Advanced Semiconductors

Speaker: Steve Pruitt

Teradyne (US)

Wine and Cheese Panel: The ETS Roadmap - Ask the Experts

18:00- 19:30 -- Room: A1

Wednesday May 22nd, 2024

08:30 – 12:30 Morning Session

Time	Room	Event	Session title and speaker
08:30 – 09:15	A1	Keynote 2 Moderator: <i>Said Hamdioui, Delft University of Technology, NL</i>	<p>Sustainability and the Outlook of Semiconductor Industry</p> <p><i>Cheng-Wen Wu – Southern Taiwan University of Science and Technology (TW)</i></p> <p>Abstract: The environmental sustainability and global warming issues caused by the excessive and inappropriate consumption of the earth's resources by human beings have led to the goal of net-zero carbon emissions, which have been agreed by most countries in the world. The trends of electric vehicles, green energy, smart microgrid, etc., will change many industries in the future, including the semiconductor industry. In this talk, I will try to discuss the future development of the semiconductor industry that the ETS attendees may be concerned about from different perspectives, including quality and reliability of the products and systems.</p>

09:15 - 10:15 Parallel Sessions

Regular Session 4:
 Analog and Mixed-Signal Test

Room: A1

Moderators: Vladimir Zivkovic (Infineon Technologies, DK) and Michele Portolan (Grenoble INP, FR)

1: Characterization of Ultra-low random jitter reduction methods up to 36 GHz

Authors: David Keezer¹, Dany Minier², Hongjie Li³

¹Eastern Institute of Technology (CN),

²Boreas Technologies (CA)

³Tianjin University (CN)

Embedded Tutorial 1:
 Silent Data Corruptions (SDC) in Computing Systems: Early Predictions and Large-Scale Measurements

Room: Van Gogh +

Moderator: Maksim Jenihhin, Tallinn University of Technology, EE

Speakers: Dimitris Gizopoulos, University of Athens (GR) and Harish Dattatraya Dixit, Meta Platforms Inc (US)

Embedded Tutorial 2:
 Lifetime Management of Emerging Memories

Room: Gaugain + Dali

Moderator: Paolo Bernardi, Politecnico di Torino, IT

Speakers: Moritz Fieback Delft University of Technology (NL) and Leticia Maria Bolzani Poehls, RWTH Aachen University (DE)

09:15 - 10:15 Parallel Sessions

2: Hierarchical Fault Simulation for Mixed-Signal Circuits Using Template Based Fault Response Modeling

Authors: Tolga Aksoy¹, Nikhil Sagar Modala¹, Lakshmanan Balasubramanian², Rubin Parekhji², Sule Ozev¹

¹Arizona State University (US)

²Texas Instruments (IN)

Coffee Break - PhD Forum 2 and McCluskey Posters

10:15 – 11:00 -- Room: Basement

Moderator: Angeliki Kritikakou, INRIA, University of Rennes, FR

PhD Forum Posters 2

1: Enhancing Assertion-Based Verification in Hardware Designs through Data Mining

Authors: Mohammad Reza Heidari Iman, Tara Ghasempouri
Tallinn University of Technology (EE)

2: Manufacturing and In-Field Testing Techniques

Authors: Gabriele Filippone
Politecnico di Torino (IT)

3: Time Guarantee and Reliable Execution for Safety-Critical Real-Time Systems

Authors: Pegdwende Romaric Nikiema, Angeliki Kritikakou, Marcello Traiola, Olivier Senteys
Université de Rennes (FR)

4: Irradiation Tests: Deriving Memory Design Parameters

Authors: N. Kolahimahmoudi, P. Bernardi

6: Exploring Side Channel Attacks on Cutting-Edge Adder-Free SRAM CIM

Authors: Fouwad Mir, Abdullah Aljuffri, Mottaqiallah Taouil
Delft University of Technology (NL)

7: Online Detection of Unique Faults in RRAMs

Authors: Hanzhi Xun¹, Moritz Fieback¹, Mohammad Amin Yaldagard¹, Sicong Yuan¹, Hassen Aziza², Mottaqiallah Taouil^{1,3}, Said Hamdioui^{1,3}

¹Delft University of Technology (NL)

²Aix-Marseille Université (FR)

³CognitiveIC (NL)

8: Reliability Assessment and Optimization of Dynamic DNNs for Edge Accelerators

Authors: Georgios konstantinidis, maria k. Michael, Theocharis Theocharides
University of Cyprus (CY)

9: Pre-Silicon Fuzzing of RISC-V Hardware Components and their Interactions

Coffee Break - PhD Forum 2 and McCluskey Posters

10:15 – 11:00 -- Room: Basement

Moderator: Angeliki Kritikakou, INRIA, University of Rennes, FR

Politecnico di Torino (IT)

Authors: Gijs Burghoorn, Abdullah Aljuffri, Mottaqiallah Taoui, Delft University of Technology (NL)

5: A Novel Machine Learning-based Fault Shape Classification for Memories Embedded In Automotive Systems-on-Chip

Authors: P. Bernardi, G. Insinga

Politecnico di Torino (IT)

McCluskey PhD Thesis Posters

1: Dependable Reconfigurable Scan Networks

Authors: Natalia Lylina
University of Stuttgart (DE)

3: SDfT: Secure Design for Testability

Authors: Yogendra Sao, Sk Subidh Ali
Indian Institute of Technology Bhilai (IN)

2: Toward Fault-Tolerant Applications on Reconfigurable Systems-on-Chip

Authors: Corrado De Sio, Luca Sterpone
Politecnico di Torino (IT)

4: Design for Advanced Optical Test for Image and Photonic Sensors

Authors: Julia Lefevre^{1,2}, Philippe Debaud¹, Patrick Girard², Arnaud Virazel²

¹STMicroelectronics (FR)

²LIRMM University of Montpellier/ CNRS (FR)

11:00 - 12:30 Parallel Sessions

Regular Session 5:
Reliability Analysis and monitoring

Room: A1

Moderators: Annachiara Ruospo (Politecnico di Torino, IT) and Zebo Peng (Linköping University, SE)

1: Degradation Monitoring Through Software-controlled On-chip Sensors for RISC-V (Best Paper Award Candidate)

Authors: S. Maryam Ghasemi, Jonas Krautter,

Industrial Session 3:
Memory Test

Room: Van Gogh + Monet

Moderator: Alessia Galli, Technoprobe, IT

1: Combining Built-In Redundancy Analysis with ECC for Memory Testing

Speaker: Luc Romain¹, Paul-Patrick Nordmann², Benoit Nadeau-Dostie¹, Lori Schramm³, Martin Keim³

McCluskey Award:
McCluskey PhD thesis candidates

Room: Gaugain + Dali

Moderators: Arnaud Virazel (LIRMM, FR) and Liviu-Cristian Miclea (Technical University of Cluj-Napoca, RO)

1: Dependable Reconfigurable Scan Networks

Authors: Natalia Lylina
University of Stuttgart

11:00 - 12:30 Parallel Sessions

Tara Gheshlaghi, Sergej Meshkov, Dennis R.E. Gnad, Mehdi B. Tahoori
Karlsruhe Institute of Technology (DE)

2: Cross-Layer Reliability Analysis of NVDLA Accelerators: Exploring the Configuration Space

Authors: Alessandro Veronesi¹, Alessandro Nazzari², Dario Passarello², Milos Krstic^{1,3}, Michele Favalli⁴, Luca Cassano², Antonio Miele², Davide Bertozzi⁵, Cristiana Bolchini¹
¹IHP-Microelectronics (DE),
²Politecnico di Milano (IT),
³University of Postdam (DE)
⁴University degli Studi di Ferrara (IT),
⁵University of Manchester (UK)

3: CGAN-based Automated Fault Injection

Authors: Troya Cgil Koylu, Cornelis Christiaan Berg, Praveen Vadnala
Riscure BV (NL)

¹Siemens Digital Industries Software (CA)

²Siemens Digital Industries Software (DE)

³Siemens Digital Industries Software (US)

2: Toward Fault-Tolerant Applications on Reconfigurable Systems-on-Chip

Authors: Corrado De Sio, Luca Sterpone
Politecnico di Torino (IT)

2: Semiconductor Application Fail Root Causes and Secure Test Remedy

Speaker: Heguo Yin¹, Peter Poechmueller²
¹Shanndong University (CN)
²Neumonda GmbH (DE)

3: SDfT: Secure Design for Testability

Authors: Yogendra Sao, Sk Subidh Ali
Indian Institute of Technology Bhilai, IN

4: Design for Advanced Optical Test for Image and Photonic Sensors

Authors: Julia Lefevre^{1,2}, Philippe Debaud¹, Patrick Girard², Arnaud Virazel²
¹STMicroelectronics (FR)
²LIRMM (FR)

3: Power-Aware Test Scheduling for Memory BIST

Speaker: Albert Au¹, Michal Kepinski², Artur Pogiel²
¹Siemens Digital Industries Software (CA)
²Siemens Digital Industries Software (PL)

12:30- 14:00 Lunch Break

14:00 – 15:30 Afternoon Session

Panel 2: Collaboration between Academia and Industry: How Healthy is it?

14:00- 15:30 -- Room-A1

16:00- 22:00 Social Event

Thursday May 23rd, 2024

08:30 – 12:30 Morning Session

Time	Room	Event	Session title and speaker
08:30 – 09:15	A1	Keynote 3 Moderator: <i>Mottaqiallah Taouil, Delft University of Technology, NL</i>	It is All About Trust: The Road to Autonomous Driving Will Connect Test, Reliability and Safety <i>Juergen Alt – Infineon Technologies (DE)</i> Abstract: At some point in the future, the majority of vehicles will be autonomous. When exactly that time will be, depends not only on technical availability but also on social acceptance. Confidence in such a technical system plays an essential, if not decisive, role. Already today, automotive semiconductors have high safety requirements as well as stricter quality and reliability targets than semiconductors supplied for consumer markets. This presentation will shed light on the challenges on the hardware side in the realization of semiconductor components for autonomous vehicles. The requirements on safety and reliability for the car of the future will increase. The measures already used today during manufacturing test, for Design-for-Test and for safety enablement need to be supplemented or replaced.

09:15 - 10:15 Parallel Sessions

Embedded Tutorial 3: Approximate Fault-Tolerant Neural Network Systems Room: A1 Moderator: Leticia Bolzan-Poehls, RTWH Aachen University, DE	Embedded Tutorial 4: Silent Data Corruptions from Timing Marginalities Due to Process Variations Room: Van Gogh + Monet Moderator: Stefano di Carlo, Politecnico di Torino, IT	Special Session 4: Test-Fleet Optimization Using Machine Learning Room: Gaugain + Dali Moderator: Jerzy Tyszer, Poznań University of Technology, PL
Authors: Marcello Traiola ¹ , Salvatore Pappalardo ² , Ali Piri ² , Annachiara Ruospo ³ , Bastien Deveautour ² , Ernesto Sanchez ³ , Alberto Bosio ² , Sepide Saeedi ³ , Alessio Carpegna ³ , Anil Bayram Gogebakan ³ , Enrico Magliano ³ , Alessandro Savino ³ ¹ Rennes University (FR) ² Ecole Centrale de Lyon (FR)	Authors: Adit Singh Auburn University (US)	Speakers: Dr. Andrew Dove (NI), Prof. Krishnendu Chakrabarty (Arizona State University)

09:15 - 10:15 Parallel Sessions

³Politecnico di Torino (IT)

Coffee Break – Scientific and EU Projects Posters

10:15 – 11:00 -- Room: Basement

Moderator: Anteneh Gebregiorgis, Delft University of Technology, NL

Scientific Poster 2

1: Modeling Thermal Effects For Biasing PUFs

Authors: Aghiles Douadi¹, Elena Ioana Vatajelu¹, Paolo Maistri¹, David Hely², Vincent Berouelle², Giorgio Di Natale¹

¹University of Grenoble Alpes, CNRS (FR)

²University of Grenoble Alpes (FR)

6: Scan Design Using Unsupervised Machine Learning to Reduce Functional Timing and Area Impact

Authors: Sandeep Kumar Goel¹, Ankita Patidar¹, Frank Lee²

¹TSMC (US)

²TSMC (TW)

2: Post-Manufacture Criticality-Aware Gain Tuning of Timing Encoded Spiking Neural Networks for Yield Recovery

Authors: Anurup Saha, Kwondo Ma, Chandramouli Amarnath, Abhijit Chatterjee Georgia Institute of Technology (US)

7: Assessing the Effectiveness of Software-Based Self-Test Programs for Static Cell-Aware Test

Authors: Riccardo Cantoro¹, Michelangelo Grosso², Iacopo Guglielminetti², Reza Khoshzaban¹, Matteo Sonza Reorda¹

¹Politecnico di Torino (IT)

²STMicroelectronics (IT)

3: Extracting Weights of CIM-Based Neural Networks Through Power Analysis on Adder-Tree

Authors: Fouwad Mir, Abdullah Aljuffri, Said Hamdioui, Mottaqiallah Taouil Delft University of Technology (NL)

8: AMS Test Stimulus Generation and Response Analysis Using Hyperdimensional Clustering: Minimizing Misclassification Rate

Authors: Suhasini Komarraju, Mohamed Mejri, Akhil Tammana, Gowsika Dharmaraj, Chandramouli Amarnath, Abhijit Chatterjee Georgia Institute of Technology (US)

4: Relation Coverage: A New Paradigm for Hardware/Software Testing

Authors: Christoph Hazott, Daniel Grosse Johannes Kepler University (AT)

9: Transcoders: A Better Alternative to Denoising Autoencoders

Authors: Pushpak Raj Gautam, Alex Orailoglu UC San Diego (US)

5: Optimizing System-Level Test Program Generation via Genetic Programming

Authors: Denis Schwachhofer¹, Francesco Angione², Steffen Becker¹, Stefan Wagner^{2,3}, Matthias Sauer⁴, Paolo Bernardi², Ilia Polian¹

¹University of Stuttgart (DE)

²Politecnico di Torino (IT)

³Technical University of Munich (DE)

⁴Advantest Europe (DE)

Coffee Break – Scientific and EU Projects Posters

10:15 – 11:00 -- Room: Basement

Moderator: Anteneh Gebregiorgis, Delft University of Technology, NL

EU Projects

1: Secure AND Safe infrasTructures fOR
cps in the compute continuuM
(SANDSTORM)

Authors: Ernesto Sanchez, Stefano Di Carlo
Politecnico di Torino (IT)

Website: <https://serics.eu/en/progetti/>

4: NEUROmorphic energy-efficient
secure accelerators based on Phase
change materials aUgmented siLicon
photonicS (NEUROPULS)

Authors: Stefano Di Carlo¹, Dimitris
Gizopoulos², Alessandro Savino¹

¹Politecnico di Torino (IT)

²University of Athens (GR)

Website: <https://neuropuls.eu/>

2: Securing the third millennium's cyber-
CARs (SCAR)

Authors: Anil Bayram Gogebakan, Alessandro
Savino, Stefano Di Carlo

Politecnico di Torino (IT)

Website: <https://serics.eu/en/progetti/>

5: Scaling Up Secure Processing,
Anonymization And Generation Of
Health Data For EU Cross Border
Collaborative Research And Innovation
(SECURED)

Authors:

Website: <https://secured-project.eu/>

3: Virtual Environment and Tool-Boxing
for Trustworthy Development of RISC-V-
Based Cloud Services (Vitamin-V)

Authors: Cristiano Chenet¹, Enrico Magliano¹,
Alessandro Savino¹, Stefano Di Carlo¹, Dimitris
Gizopoulos², Ramon Canal³

¹Politecnico di Torino (IT)

²University of Athens (GR)

³Universitat Politècnica de Catalunya (ES)

Website: <https://www.vitamin-v.eu/>

6: Multi-layer 360° dYnamic
orchestration and interopeRable design
environmenT for compute-continuum
Systems (MYRTUS)

Authors:

Website: <https://myrtus-project.eu/>

11:00 - 12:30 Parallel Sessions

Regular Session 6:
Hardware Security

Room: Gaugain + Dali

Moderators: Ilia Polian
(University of Stuttgart, DE)
and Alessandro Savino
(Politecnico di Torino, IT)

Industrial Session 4:

Panel on Testing
Processors, high-end
SoCs and Chiplets: What
will be required to
effectively test
processors, high end
SoCs or chiplets? Will we

Special Session 5:

Testing for Reliability of
Modern Power Electronic
Components

Room: Van Gogh + Monet

Moderator: Francesco
Iannuzzo, Aalborg University,
DK

11:00 - 12:30 Parallel Sessions

1: Power Analysis Attack Against post-SAT Logic Locking Schemes

Authors: Nassim Riadi, Florent Bruguier, Pascal Benoit, Sophie Dupuis, Marie-Lise Flottes
LIRMM, Universite de Montpellier (FR)

need new DFT, a lot of silicon sensor data or applying more SLT?

Room: A1

Moderator: Matteo Sonza Reorda, Politecnico di Torino, IT

2: A Novel Power Analysis Attack against CRYSTALS-Dilithium Implementation

Authors: Yong Liu¹, Yuejun Liu¹, Yongbin Zhou^{1,2}, Yiwen Gao¹, Zehua Qiao², Huixin Wang¹

¹Nanjing university of science and technology (CN)

²Chinese Academy of Sciences (CN)

Panelists: Nir Sever¹, Ric Dokken², Adit Singh³,

Juergen Alt⁴, Yervant Zorian⁵

¹Proteantecs (IL)

²Roguevation (US)

³Auburn University (US)

⁴Infineon (DE)

⁵Synopsys(US)

1: From measurements to accelerated testing – a case with vibration & shock

Authors: Kim A. Schmidt
FORCE Technology (DK)

2: Testing for Abnormal Conditions of Modern Power Electronic Devices

Authors: Francesco Iannuzzo
AAU Energy, Aalborg University (DK)

3: Innovative testing techniques for bond-wire fatigue in power electronic components

Authors: Golta Khatibi
Institute for Chemical Technologies and Analytics, TU Wien (AT)

4: Comparison of a New Characterization Technique of Electrical Properties of Radial Aluminum Electrolytic Capacitors versus Traditional Characterization Methods

Speaker: Thomas Ebel
University of Southern Denmark (DK)

12:30- 14:00 Lunch Break

14:00 – 16:30 Afternoon Session

14:00 - 15:30 Parallel Sessions

Regular Session 7: Test and Verification in Emerging Circuits

Room: A1

Moderator: Tara Ghasempouri, Tallinn University of Technology, EE

1: Fault Sensitivity Analysis of Printed Bespoke Multilayer Perceptron Classifiers

Authors: Priyanjana Pal¹, Florentia Afentaki^{1,2}, Haibin Zhao¹, Gurol Saglam¹, Michael Hefenbrock³, Georgios Zervakis², Michael Beigl¹, Mehdi B. Tahoori¹

¹Karlsruhe Institute of Technology (DE)

²University of Patras (GR)

³RevoAI GmbH (DE)

2: Polynomial Formal Verification of Approximate Adders with Constant Cutwidth

Authors: Mohamed Nadeem¹, Chandan Kumar Jha¹, Rolf Drechsler¹

¹University of Bremen (DE)

²DFKI (DE)

Industrial Session 5: Reliability and Test Development

Room: Van Gogh + Monet

Moderator: Nir Sever, ProteanTecs, IL

1: Hardware-independent ATE Software for SLT

Authors: Ric Dokken
Rogueuation Inc (US)

2: In-chip Monitoring for Extended Reliability Testing and Mission Profile Monitoring Feedback Loop

Authors: Andrea Matteucci¹, Luca Moriconi²

¹ProteanTecs (IL)

²ELES (IT)

3 Virtual Test Development Using Pre-Silicon Verification Environment

Authors: Ryan Ignacio, Ernst Aderholz, Quint Atol, Bernhard Baptist, Waseem Bharah, Rainer Holzner, Vinayak Kamanuri, Andras Kun, Keyue Ma, Bruno Mariacher, Otto Pfabigan, Adam Przybill, Darko Samardzic, Florian Schlagbauer, Mario Schleicher, Patrick Valiente, K-Ee Vinod, Otmar Zikulnig, Enzo Vargas
Infineon Technologies (DE)

Special Session 6: IEEE Std P3405: New Standard-under-Development for Chiplet Interconnect Test and Repair

Room: Gaugain + Dali

Moderator: Erik Jan Marinissen, IMEC (BE)

1: Requirements for Chiplet Interconnect Repair and Analysis of Legacy Solutions

Authors: Adrian Evans
CEA/LIST (FR)

2: Chiplet Interconnect Repair Logic Description with Google's Protocol Buffers

Authors: Po-Yao Chuang and ErikJan Marinissen
IMEC (BE)

3: How IEEE Std P3405 Enables EDA Interoperability

Authors: Martin Keim
Siemens Digital Industries Software (US)

Conference Closing and Student Awards -- 15:30- 16:00

Coffee Break (Basement) -- 16:00- 16:30

Parallel Workshop Sessions -- 16:30 - 18:30

AI-TREATS Workshop

Room: Rembrandt

Program Chairs:

Annachiara Ruospo¹,

Haralampou-G.

Stratigopoulos²

¹Politecnico di Torino (IT)

²Sorbonne Université (FR)

CiTaR Workshop

Room: Van Gogh

General Chair: Erik Jan

Marinissen, IMEC (BE)

Program Chair: Martin

Keim

Siemens Digital Industries

Software (US)

eARTS Workshop

Room: Gaugain

General Chairs: Yervant

Zorian¹, Davide Appello²,

¹Synopsys (US)

²Technoprobe (IT)

Program Chirs: Riccardo

Cantoro¹, Wim Dobbelaere²

¹Politecnico di Torino (IT)

²Onsemi (BE)

18:00- 19:30 Social Event: Welcome Reception

Friday May 24th, 2024

08:30 – 15:30 Morning Session

08:30 - 15:30 Parallel Workshop Sessions

AI-TREATS Workshop

Room: Rembrandt

Program Chairs:

Annachiara Ruospo¹,

Haralampou-G.

Stratigopoulos²

¹Politecnico di Torino (IT)

²Sorbonne Université (FR)

CiTaR Workshop

Room: Van Gogh

General Chair: Erik Jan

Marinissen, IMEC (BE)

Program Chair: Martin

Keim

Siemens Digital Industries

Software (US)

eARTS Workshop

Room: Gaugain

General Chairs: Yervant

Zorian¹, Davide Appello²,

¹Synopsys (US)

²Technoprobe (IT)

Program Chirs: Riccardo

Cantoro¹, Wim Dobbelaere²

¹Politecnico di Torino (IT)

²Onsemi (BE)